

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/647,157	08/22/2003	Yoshinori Matsui	16983	1804	
23389	7590 02/01/2006		EXAMINER		
SCULLY SCOTT MURPHY & PRESSER, PC 400 GARDEN CITY PLAZA SUITE 300 GARDEN CITY, NY 11530			PHAN, TE	PHAN, TRONG Q	
			ART UNIT	PAPER NUMBER	
			2827		

DATE MAILED: 02/01/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Application No. Applicant(s) 10/647,157 MATSUI, YOSHINORI Examiner Art Unit TRONG PHAN 2827

Advisory Action Before the Filing of an Appeal Brief --The MAILING DATE of this communication appears on the cover sheet with the correspondence address --THE REPLY FILED 03 January 2006 FAILS TO PLACE THIS APPLICATION IN CONDITION FOR ALLOWANCE. 1. X The reply was filed after a final rejection, but prior to or on the same day as filing a Notice of Appeal. To avoid abandonment of this application, applicant must timely file one of the following replies: (1) an amendment, affidavit, or other evidence, which places the application in condition for allowance; (2) a Notice of Appeal (with appeal fee) in compliance with 37 CFR 41.31; or (3) a Request for Continued Examination (RCE) in compliance with 37 CFR 1.114. The reply must be filed within one of the following time periods: a) The period for reply expires <u>3</u> months from the mailing date of the final rejection. b) The period for reply expires on: (1) the mailing date of this Advisory Action, or (2) the date set forth in the final rejection, whichever is later. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of the final rejection. Examiner Note: If box 1 is checked, check either box (a) or (b). ONLY CHECK BOX (b) WHEN THE FIRST REPLY WAS FILED WITHIN TWO MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f). Extensions of time may be obtained under 37 CFR 1.136(a). The date on which the petition under 37 CFR 1.136(a) and the appropriate extension fee have been filed is the date for purposes of determining the period of extension and the corresponding amount of the fee. The appropriate extension fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shortened statutory period for reply originally set in the final Office action; or (2) as set forth in (b) above, if checked. Any reply received by the Office later than three months after the mailing date of the final rejection, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL \_\_\_. A brief in compliance with 37 CFR 41.37 must be filed within two months of the date 2. The Notice of Appeal was filed on \_\_\_ of filing the Notice of Appeal (37 CFR 41.37(a)), or any extension thereof (37 CFR 41.37(e)), to avoid dismissal of the appeal. Since a Notice of Appeal has been filed, any reply must be filed within the time period set forth in 37 CFR 41.37(a). 3. The proposed amendment(s) filed after a final rejection, but prior to the date of filing a brief, will not be entered because (a) They raise new issues that would require further consideration and/or search (see NOTE below); (b) They raise the issue of new matter (see NOTE below); (c) They are not deemed to place the application in better form for appeal by materially reducing or simplifying the issues for appeal; and/or (d) They present additional claims without canceling a corresponding number of finally rejected claims. NOTE: (See 37 CFR 1.116 and 41.33(a)). 4. The amendments are not in compliance with 37 CFR 1.121. See attached Notice of Non-Compliant Amendment (PTOL-324). 5. Applicant's reply has overcome the following rejection(s): 6. Newly proposed or amended claim(s) \_\_\_\_\_ would be allowable if submitted in a separate, timely filed amendment canceling the non-allowable claim(s). 7. Tor purposes of appeal, the proposed amendment(s): a) will not be entered, or b) will be entered and an explanation of how the new or amended claims would be rejected is provided below or appended. The status of the claim(s) is (or will be) as follows: Claim(s) allowed: \_ Claim(s) objected to: \_\_\_\_ Claim(s) rejected: \_\_\_ Claim(s) withdrawn from consideration: \_\_\_\_\_. AFFIDAVIT OR OTHER EVIDENCE 8. The affidavit or other evidence filed after a final action, but before or on the date of filing a Notice of Appeal will not be entered because applicant failed to provide a showing of good and sufficient reasons why the affidavit or other evidence is necessary and was not earlier presented. See 37 CFR 1.116(e). 9. The affidavit or other evidence filed after the date of filing a Notice of Appeal, but prior to the date of filing a brief, will not be entered because the affidavit or other evidence failed to overcome all rejections under appeal and/or appellant fails to provide a showing a good and sufficient reasons why it is necessary and was not earlier presented. See 37 CFR 41.33(d)(1). 10. The affidavit or other evidence is entered. An explanation of the status of the claims after entry is below or attached. REQUEST FOR RECONSIDERATION/OTHER 11. X The request for reconsideration has been considered but does NOT place the application in condition for allowance because: See Continuation Sheet. 12. Note the attached Information Disclosure Statement(s). (PTO/SB/08 or PTO-1449) Paper No(s). 13. Other: \_\_\_\_

PRIMARY EXAMINER

Continuation of 11. does NOT place the application in condition for allowance because: Osaka et al., 6,654,270, does disclose in Fig. 4 at least one buffer 5-1/6-2 (see lines 27-28, column 6) connected to memory controller MC 10-1 via a plurality of directional couplers C1 and C2, specifically as shown in Fig. 5, which each couplers including data wirings (see lines 54-65, column 4) for transferring data between memory controller MC 10-1 and memory memory chips (a plurality of memory circuits) 10-2 to 10-9; a plurality of memory chips 10-1 to 10-9 are connected to each other via a plurality of internal data wiring 20-2 where data signal transmitted at high speed NRZ/RTZ signal conversion at low speed is inputted to each of a pluality of memory chip via a plurality of internal wiring 20-2 and then output NRZ signal transmitted at high speed to buffers 5-1/6-2 via data wirings in directional couplers C1 and C2. It should be noted that RTZ signal can be demodulated into NRZ large signal amplitude (see lines 1-10, column 16) and data can be transmitted at high speed (see lines 13-16, column 15) via data wirings in directional couplers 51-/6-2.